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Abstract—The Integrated Modular Avionics (IMA) architec-
ture and the Time-Triggered Ethernet (TTEthernet) network have
emerged as the key components of a typical architecture model
for recent civil aircrafts. We propose a real-time constraint-based
calculus targeted at the analysis of such concepts of avionic
embedded systems. We show our framework at work on the
modelisation of both the (IMA) architecture and the TTEthernet
network, illustrating their behavior by the well-known Flight
Management System (FMS).
I. INTRODUCTION
The growing complexity of avionic embedded systems led
to the definition of a new standard of architecture called Inte-
grated Modular Avionics (IMA) [1]. This type of architecture is
characterized essentially by the sharing of distributed comput-
ing resources, called modules. Sharing these resources requires
to guarantee some safety properties such as the collision-
free. In order to achieve this objective, the Avionic Full
Duplex Switched Ethernet (AFDX) [2] has been adopted as a
networking standard for the avionic systems. IMA and AFDX
became the components of a typical architecture model for the
recent civil aircrafts such as the Boeing B787 and the Airbus
A380. However, AFDX underuses the physical capacities of the
network. Recently, the Time-Triggered Ethernet (TTEthernet)
has emerged as a new standard of the avionic network [3]. This
standard enables to achieve a best usage of the network and
is more deterministic since the schedule is established offline.
Both IMA and TTEthernet segregate mixed-criticality com-
ponents into partitions for a safer integration. IMA enables
applications to interact safely by partitioning them spatially
(memory zones) and temporally (processor schedules) over dis-
tributed Real-Time Operating Systems (RTOS). TTEthernet, on
the other hand, allows these distributed RTOS to communicate
safely with each other by partitioning bandwidth into time slots
(network schedules).
Although a considerable effort has recently been devoted
for the validation of TTEthernet (e.g. [16], [6]), to the best
of our knowledge the analysis and validation of TTEthernet
usage in model-based development for the integration on IMA
has been so far relatively ignored. The present paper proposes
a framework which empowers us to analyze, as well as provide
guidelines and some mechanism design principles for IMA in-
tegration through TTEthernet network, exploiting notions and
techniques from Concurrent Constraint Programming (CCP)
formalism.
CCP [25], [23] is a well-established formalism for rea-
soning about concurrent and distributed systems. It is a ma-
tured model of concurrency with several reasoning techniques
(e.g. [21], [9], [5]) and implementations (e.g. [24], [26],
[14]). It is adopted in a wide spectrum of domains and
applications such as biological phenomena, reactive systems
and physical systems. It enjoys a dual view of processes as
agents interacting with one another and as logical formulas
allowing to benefit from both the well-established process
calculi and logic formalisms. CCP is a powerful way to
define complex synchronization schemes in concurrent and
distributed settings parametric in a constraint system. This
provides a very flexible way to tailor data structures to specific
domains and applications. We refer the reader to [18] for a
recent survey on ccp-based models.
Drawing on earlier work on timed ccp-based for-
malisms [22], [17], in the present paper we introduce a calculus
to provide a formal basis for the analysis of time-triggered
architectures in avionic embedded systems. Like its predeces-
sors, our calculus is built around a small number of primitive
operators or combinators parametric in a constraint system.
It extends the Timed Concurrent Constraint Programming
(tcc) [22] in order to define infinite periodic behaviors specific
to IMA and TTEthernet and to comply with the requirements of
time triggered processes. We then demonstrate the pertinence
of this calculus by an elegant modeling of the concepts related
to the IMA and TTEthernet architectures. Finally, we illustrate
these concepts by modeling a subsystem of the well-known
flight management system.
To our knowledge, the present paper is the first to provide a
comprehensive framework for the behavioral analysis for IMA
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Fig. 1. [3] Example of a Time-Triggered Ethernet network
systems deployed throughout a TTEthernet network. Previous
process algebraic models do not deal with both IMA and
TTEthernet [8], [27], [19], or only accounted for the IMA
concept without providing a comprehensive set of reasoning
techniques for the verification of the requirements of avionic
systems. Similarly, existing formal calculi such as the Network
Calculus [13] and the Real-Time Calculus [20] fall short of ac-
counting for the time triggered architecture while maintaining
a good accuracy in specifying the system designs [15].
The rest of the paper is organized as follows: in §II we fix
some basic notations, briefly revise the concepts of IMA and
TTEthernet architectures, and introduce the flight management
system; in §III we present our conceptual framework; §IV,
§V and §VI deliver our core technical contribution: the mod-
elisation of IMA systems deployed throughout a TTEthernet
network; §VII contains our concluding remarks.
II. PRELIMINARIES
This section briefly revises the concepts of IMA and TTEth-
ernet architectures which underpin the work in this paper.
It also introduces the flight management system, a leading
example used to illustrate our conceptual framework.
A. Integrated Modular Avionics
The main idea underlying the concept of IMA architec-
ture [4] is the sharing of resources between some functions
while preventing any interference between them. Resource
sharing reduces the cost of large volume of wiring and equip-
ment while the non interference guarantee is required for safety
reasons.
The IMA architecture is a modular real-time architecture for
avionic systems defined in ARINC653 [1]. Each functionality
of the system is implemented by one or a set of functions
distributed across different modules. A module represents a
processor where many functions can be executed. Functions
deployed on the same module may have different criticality
levels. For safety reasons, the functions must be strictly
isolated using partitions. The partitioning of these functions is
two dimensional: spatial partitioning and temporal partitioning.
The spatial partitioning is implemented by assigning statically
all the resources for the partition being executed in a module
and no other partition can have the access to the same
resources at the same time. The temporal partitioning is rather
implemented by allocating a periodic time window dedicated
for the execution of each partition.
B. Time-Triggered Ethernet
Ethernet uses an event-triggered transfer principle where an
end system can access the network at arbitrary points in time.
Service to the end systems is on a first come, first serve basis
which, unfortunately, can substantially increase transmission
delay and jitter when several end systems need to communicate
over the same shared medium. Time-Triggered Ethernet [3]
(TTEthernet) specifies time-triggered services that are added
to the standards for Ethernet established in IEEE STD 802.3-
2005. In contrast to event-triggered transfer principle, the time-
triggered transfer principle uses a network-wide synchronized
time base to coordinate between end systems, which limits
latency and jitter. As depicted in Figure 1, TTEthernet enables
time-triggered and event-triggered communication, as well
as integrated time-triggered/event-triggered communication on
the same physical network. TTEthernet limits latency and
jitter for time-triggered (TT) traffic, limits latency for rate-
constrained (RC) traffic, while simultaneously supporting the
best-effort (BE) traffic service of IEEE 802.3 Ethernet. This
allows application of Ethernet as a unified networking infras-
tructure. In this paper, however, we shall consider only time-
triggered traffic1 (TT).
As depicted in Figure 2, the physical topology of a TTEth-
ernet network is a graph G(V, E), where end systems and
switches are vertices V and the physical links connecting ver-
tices are edges E . Each physical link connecting two vertices
defines two directed ”dataflow links”. The set of dataflow links
is denoted L. We denote by [v1, v2] the dataflow link from
vertex v1 to vertex v2 and by
p = [[v1, v2], [v2, v3], · · · [vm−2, vm−1], [vm−1, vm]]
1We leave the integration of event-triggered communication for future work.
Fig. 2. [28] A TTEthernet with six end systems and two switches connected
in multi-hop
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Fig. 3. Flight Management System
the dataflow path connecting one end system (the sender)
v1 to exactly one other end system (the receiver) vm. In
Figure 2, a path from A to F is depicted by the dotted line. In
accordance with the Ethernet convention, information between
the sender and receiver is communicated in form of messages
fi called frames. F denotes the set of all frames. Frames may
be delivered from a sender to multiple receivers where the
individual dataflow paths between the sender and each single
receiver together form a ”virtual link“. Hence, a virtual link vl
is the union of the dataflow paths that link the sender to each
receiver. An example of a virtual link from the sender A to
the receiver F and G is shown in Figure 2. We denote by DP
(resp. VL) the set of dataflow paths (resp. virtual links).
C. Flight Management System
Now, we briefly recall a subsystem of the Flight Man-
agement System drawn from[12]. It controls the display of
static navigation information in the cockpit screens and it is
illustrated by Figure 3.
Two partitions KUi (i = 1; 2), the Keyboard and cursor
Unit, handle the waypoint information requests of the pilot
and the co-pilot. Each request is transmitted to FM1 and
FM2, the two Flight Manager partitions. Each FM requests
separately NDB, the Navigation DataBase, via an unicast
communication to retrieve the waypoint information. Each
FMi (i = 1; 2) transmits the result to its associated MFDi,
the Multi Functional Display partition, which displays the
information on the corresponding screen. The dataflow inside
this subsystem is summarized by Figure 4.
Fig. 4. FMS dataflow
III. THE TTCC PROCESS CALCULUS
This section describes the syntax and the operational
semantics of the Time-Triggered Concurrent Constraint Pro-
gramming (ttcc). This calculus extends the Timed Concurrent
Constraint Programming (tcc) [22] both syntactically and
semantically. On the syntactic level, we add a new operator
to define infinite periodic behaviors specific to IMA and
TTEthernet. On the semantics level, we extend tcc model to
comply with the requirements of time triggered processes. We
start by recalling a fundamental notion in ccp-based calculi:
constraint system.
A. Constraint System
The TTCC model is parametric in a constraint system
specifying the structure and interdependencies of information
that processes can ask of and add to a central shared store.
A constraint system provides a signature (a set of constants,
functions and predicates symbols) from which constraints2
can be constructed as well as an entailment relation (a first
order logic over the signature), denoted `, which specifies
the interdependancies between these constraints. Formally, a
constraint system is a pair (Σ,∆) where Σ is a signature and
∆ is a first order theory over Σ. Constraints are first-order
formulas over L, the underlying first-order language under
Σ. We shall denote by Const the set of constraints in the
underlying constraint system with typical elements c, d, . . ..
Given two constraints (i.e. two pieces of information) c and d,
we say that c entails d, and write c ` d, if and only if c⇒ d
is true in all models of ∆. In other words, d can be deduced
from c.
B. Process Syntax
As shown in Figure 5, a common store is used as communi-
cation medium by TTCC processes to post and read constraints
(viz. partial information). We use Proc to denote the set of
all TTCC processes, with typical elements P , Q, . . .. They are
built from the following primitive operators:
2We remind the reader that a constraint represents a piece of information
upon which processes may act.
(R-Tell) 〈tell(c),d〉−→〈0,d∧c〉 (R-Ask-1)
d`c
〈when c do P,d〉−→〈P,d〉 (R-Ask-2)
d 6`c
〈when c do P,d〉−→〈0,d〉
(R-Par)
〈P,d〉−→〈P ′,d′p〉 〈Q,d〉−→〈Q′,d′q〉
〈P ‖ Q,d〉−→〈P ′ ‖ Q′,d′p∧d′q〉
(R-Loc) 〈P,c∧∃xd〉−→〈P
′,c′∧∃xd〉
〈(local x;c) in P,d〉−→〈(local x;c′) in P ′,d∧∃xc′〉
(R-Per) 〈!T P,d〉−→〈P ‖ nextT (!T P ),d〉
(R-Def) A(x˜)
def
= P 〈P [v˜/x˜],d〉−→〈P ′,d′〉
〈A(v˜),d〉−→〈P ′,d′〉
(R-Obs) 〈P,c〉−→
∗〈Q,d〉6−→ F (Q)=R
P
(c,d)
=⇒ R
TABLE I. INTERNAL TRANSITION RULES −→ (UPPER PART) AND THE OBSERVABLE TRANSITION RULE =⇒ (LOWER PART).
Fig. 5. Processes communicating via a common store
P,Q, . . . ::= 0
| tell(c)
| when c do P
| P ‖ Q
| (local x; c) in P
| next P
| !TP
| A(x˜)
The null process 0 does nothing. The process tell(c) adds
constraint c to the store within the current time. The process
when c do P executes P if its guard constraint c is entailed
by the store in the current time. Otherwise, P is discarded.
P ‖ Q represents P and Q acting concurrently. The process
(local x; c) in P behaves like P , except that it declares vari-
able x private to P (its value is hidden to other processes). In
next P , the process P will be activated in the next time unit.
The operator !T is used to define infinite periodic behavior. !TP
represents P ‖ nextTP ‖ next2TP ‖ · · · where nextTP
is the abbreviation of next (next (· · · (next P ) · · · )) where
next is repeated T times. The process A(x˜) is an identifier
with arity |x˜|. We assume that every such an identifier has a
unique (recursive) definition of the form A(x˜) def= P .
C. Operational Semantics
The dynamics of the calculus is specified by means of two
transition relations between configurations −→,=⇒⊆ Conf ×
Conf obtained by the rules in Table I. A configuration is a pair
〈P, d〉 ∈ Proc × Const where d represents the current store.
Conf denote the set of all configurations with typical elements
Γ,Γ′, . . ..
An internal transition 〈P, d〉 −→ 〈P ′, d′〉 means that
P under the current store d evolves internally into P ′ and
produces the store d′ and corresponds to an operational step
that take place during a time-unit. Rules in upper part of
Table I define the internal transitions. Rule (R-Tell) means
that a tell process adds information (viz. a constraint) to the
current store and terminates. Rules (R-Ask) specify that the
guard constraint of an ask process must be entailed by the
current store when it is triggered. Note that it is different
to the usual semantics of an ask process in timed ccp-based
calculi. Our periodically time triggered scenario requires that
the current store under which a process is triggered must entail
its guard constraints. Otherwise, the process must be discarded
in the current time and triggered again periodically. Rule (R-
Par) specifies the concurrent execution of multiple processes
and assumes maximal parallelism since, typically in avionic
systems, agents running concurrently are located on different
modules. In rule (R-Loc), the process (local x; c) in P
behaves like P , except that it binds the local variable inside
P . Rule (R-Per) states that in !TP , the process P is activated
in the current time and then repeated periodically. Finally, rule
(R-Def) states that the identifier process A(x˜) behaves like P .
Process P [v˜/x˜] denotes P where each variable xi ∈ x˜ inside
P is substituted by the value vi ∈ v˜.
In order to unfold the timed operator next, we consider
observable transitions. An observable transition P
(c,d)
=⇒ R,
means that the process P under the current store c evolves
in one time-unit to R and produces the store d. We say
that R is an observable evolution of P . Rule (R-Obs) in
lower part of Table I defines the observable transitions. The
transition P
(c,d)
=⇒ R is obtained from a finite sequence of
internal transitions 〈P, c〉 −→∗ 〈Q, d〉 6−→ where F (Q) = R
and F : Proc → Proc, the future function is defined as
F (Q) =

Q′ if Q = next Q′,
F (Q1) ‖ F (Q2) if Q = Q1 ‖ Q2,
(local x; c) in F (Q′) if Q = (local x; c) in Q′,
F (Q′) if Q = A(v˜) and A(v˜) def= Q′,
0 otherwise.
Γ 6−→ means that there is no Γ′ such that Γ −→ Γ′.
IV. MODELING THE INTEGRATED MODULAR AVIONICS
In this section, we illustrate our conceptual framework
by modeling the IMA concept using the flight management
system introduced in Section II-C. Throughout the rest of
this paper, we shall consider the widely used Finite-Domain
Constraint System FD[max] [11] where Σ is given by the
constants symbols 0, 1, 2, ...,max−1 and the relation symbols
=, 6=, <,≤, >,≥. ∆ is given by the axioms in Number Theory.
A. Partitions
We assume that each partition is a black box with an input
satisfying some (application dependent) constraint c and an
output (viz. its result r) which is added to the (local) store by
assigning it to the (local) variable x. Moreover, each partition
(e.g. KU depicted in Figure 6) is characterized by its offset
o, duration τ , and period pi. Hence, we have the following
definition:
P (o, τ, pi)
def
=
!pi (local x, cp) in
(
nexto
(
when c do nextτtell(x = r)
))
(1)
Intuitively, the partition P (o, τ, pi) starts its first execution
after o (its offset) time units, when the constraint (when c)
on its input is checked. If the current store entails c then the
partition adds the constraint x = r to the (local) store after τ
time units, the duration of the partition. Then every pi period
time, the partition is reactivated thanks to the !pi operator. Note
that we use (local x, cp) in in the above definition only if we
do not want the current execution of the partition to overwrite
the result of its previous execution. In other words, the partition
is in a queuing mode. Note that we could use streams [25] to
represent changes in the value of x instead of binding x locally
inside
(
nexto
(
when c do nextτtell(x = r)
))
.
Example: Consider the KU partition modeling the
Keyboard and Cursor Control Unit shown in Figure 6. Assume
that whenever KU is triggered, it checks whether or not
the pilot requested the waypoint information modelled by the
boolean variable pReq. If the pilot did make a request, KU
increment by one the waypoint ID. The KU partition is then
modelled by:
KU(0, 25, 50)
def
=
!50 when (pReq = true) do next
25 tell(wpId = wpId+ 1)
since next0 P = P .
B. Modules
Now, we move onto modeling modules. We start by intro-
ducing some auxiliary functions and notations. We define the
projection functions σi for any positive integer i, which given
Fig. 6. FMS’s Keyboard and Cursor Control Unit partition (KU)
a vector x˜ = (x1, x2, · · · , xn) returns σi(x˜) = xi (i ≤ |x˜|).
We shall denote s = (o, τ, pi) the scheduling3 parameters of a
partition and by s˜ a vector of scheduling parameters ranged
by their offset parameters.
The most important requirement about the scheduling is the
contention-freedom property: mutual-exclusion of execution
times of the partitions. Let
MAF(s˜) = LCM
({σ3(σi(s˜)) | 1 ≤ i ≤ |s˜|})
be the least common multiple of all partition periods of the
scheduling s˜ which is commonly refereed as the MAjor time
Frame. Given the scheduling vector s˜ of a module’s partitions,
we say that s˜ is contention-free, denoted CF(s˜), when the
following holds.
CF(s˜) = true iff ∀1 ≤ i 6= j ≤ |s˜|,
∀ti ∈
[
0 · ·
(MAF(s˜)
σ3σi(s˜)
− 1
)]
,∀tj ∈
[
0 · ·
(MAF(s˜)
σ3σj(s˜)
− 1
)]
:(
ti × σ3σi(s˜) + σ1σi(s˜) ≥ tj × σ3σj(s˜) + σ1σj(s˜) + σ2σj(s˜)
)
∨(
tj × σ3σj(s˜) + σ1σj(s˜) ≥ ti × σ3σi(s˜) + σ1σi(s˜) + σ2σi(s˜)
)
(2)
Now, given a scheduling vector s˜ of a module’s partitions,
the module is defined as follows:
M(s˜)
def
= when CF(s˜) do
∏
1≤i≤|s˜|
Pi
(
σi(s˜)
)
(3)
where each partition Pi has an input satisfying some constraint
ci and produces ri as its result. Both ci and ri are application
dependent.
Informally, the module M(s˜) verifies that the scheduling
of its partitions is well-defined, that is, the mutual-exclusion
of partitions’ window execution times is satisfied. If the
scheduling is well-defined, all the partitions are activated in
the current time but due to the definition of partitions (see
Section IV-A), each of them will actually be triggered at its
own offset time.
Example: Consider the module M1 of the flight man-
agement system (see Figure 3). Assume that the scheduling
parameters of its second partition (viz. MFD1 ) is sMFD1 =
(o = 25, τ = 25, pi = 50), then it is easy to see that
the scheduling vector s˜M1 = (sKU1, sMFD1) satisfies the
contention-freedom property (Equation (2)).
M1(s˜M1)
def
= when CF(sKU1, sMFD1) do
KU1(sKU1) ‖MFD1(sMFD1).
C. IMA
An IMA system, is simply a product of multiple modules
running concurrently and communicating throughout a TTEth-
ernet network which we will address in the following section.
Given an IMA system of n modules {M1,M2, · · · ,Mn}, with
s˜i the scheduling vector of Mi, we call IMA scheduler and
denote by γIMA = {s˜i : 1 ≤ i ≤ n} the set of the
scheduling vectors of all the modules composing the system.
3Though that only the offset time o is the scheduling parameter of a
partition, by abuse of language, we will refer to the temporal parameters
s = (o, τ, pi) of a partition as its scheduling parameters.
Partitions pi τ o Module
KU1 (MFD1) 50 25 0 (25) M1
KU2 (MFD2) 50 25 0 (25) M2
FM1 60 30 7 M3
FM2 60 30 27 M4
NDB 100 20 77 M5
TABLE II. IMA-SCHEDULE
Table II shows an example of an IMA scheduler for the flight
management system. Then, the whole IMA system is modelled
as follows.
IMA(γIMA)
def
=
∏
1≤i≤|γIMA|
Mi(s˜i) (4)
V. MODELING TTETHERNET
The modeling of the TTEthernet network will follow the
same principle as in the previous section. We start by modeling
tt-frames. Then we model dataflow links. Finally, in order to
build the complete network, we piece together all datalinks if
the temporal parameters of the frames satisfy all the temporal
requirements of the TTEthernet.
A. Frames
According to the aerospace standard AS6802 [3], a TT
frame fi on a data link [vk, vl], denoted f
[vk,vl]
i is fully
temporally specified by its offset time, length and period:
f
[vk,vl]
i = (f
[vk,vl]
i · offset, fi · length, fi · period).
The length and the period of a frame are given a priori and
remain fixed along the virtual link. It is the task of the tt-
scheduler to assign values to the frame’s offset times on all
dataflow links belonging to the frame’s virtual link. Note
that these three temporal parameters are the same that fully
characterize a partition on a module (see Section IV-A). Hence,
there is a perfect similarity between partitions on a module
and frames on a dataflow link. Therefore, we model a frame
f
[vk,vl]
i = (o, τ, pi) by the following process:
F
[vk,vl]
i (o, τ, pi)
def
=
!pi (local x, ci) in
(
nexto
(
when c do nextτtell(x = r)
))
(5)
where o = f [vk,vl]i · offset, τ = fi · length, and pi = fi ·
period. Again, (local x, ci) in is used only if the tt-frame is
transmitted under a queuing mode.
Example: Consider the waypoint ID wpId produced
by the KU partition in the previous section. Assume that it
is transmitted along the dataflow link [M1, SW1] w.r.t. the
tt-scheduling parameters (50, 2, 10). Then under a sampling
mode, wpId along [M1, SW1] is modelled as follows.
WPID1[M1,SW1](50, 2, 10)
def
=
!10 next
50 when (wpId1 > 0) do next2tell(sw11 = wpId1)
We use the guard constraint4 (wpId > 0) so that the waypoint
ID is transmitted only when the pilot’s request is processed by
KU1.
4Assuming the initial value is wpId = 0.
Frames pi τ o Datalink
wpId1 10 2 50 [M1,SW1]
wpId2 10 2 50 [M2,SW1]
wpId1 (wpId2) 10 2 55 (53) [SW1,M3]
wpId1 (wpId2) 10 2 55 (53) [SW1,M4]
query1 30 3 40 [M3,SW2]
query2 30 3 60 [M4,SW2]
query11(query2) 30 3 44 (41) [SW2,M5]
TABLE III. TT-SCHEDULER
allows
B. Dataflow link
Exploiting the temporal characterization similarity between
tt-frames and IMA partitions, we naturally model dataflow
links the same way we modelled modules. Indeed, like par-
titions on the same module, the temporal parameters of tt-
frames transmitted along the same dataflow link must sat-
isfy the contention freedom property given by Equation (2).
Therefore, given ς˜ [vi,vj ], the tt-scheduling vector of frames
tranallowssmitted along the dataflow link [vi, vj ], we model
the dataflow link by the following process.
L[vi,vj ](ς˜ [vi,vj ])
def
= when CF(ς˜ [vi,vj ]) do∏
1≤i≤|ς˜[vi,vj ]|
F
[vi,vj ]
i
(
σi(ς˜
[vi,vj ])
)
(6)
Example: consider the dataflow link [SW1,M3]
which transmits both frames wpId1 and wpId2 from
the switch SW1 to the module M1. From the TT-
scheduling parameters given in Table III, we have that
ς˜ [SW1,M3] =
(
(55, 2, 10), (53, 2, 10)
)
, which satisfies the
contention-freedom property (2).
L[SW1,M3]
(
(55, 2, 10), (53, 2, 10)
) def
=
when CF
((
(55, 2, 10), (53, 2, 10)
))
do
WPID1[SW1,M3](55, 2, 10) ‖WPID2[SW1,M3](53, 2, 10).
C. The network
Now that we have built each dataflow link separately,
we need to piece them together in order to obtain the full
network. However, unlike the IMA modules which operate
independently from each other, dataflow links form paths
and virtual links and hence their combination must satisfy
some specific constraints. In this paper, we will illustrate
two of them: a path dependent constraint and a virtual link
dependent one. For the complete list of these constraints and
their formalization, we refer to [7], [28].
Well-formed path: within the dataflow path of a frame
the dispatch points in time on two adjacent datalinks will be
well-timed. Formally,
∀p ∈ DP,∀[vx, vy], [vy, vz] ∈ p,
(f
[vy,vz ]
i .offset)− (f [vx,vy ]i .offset) ≥ max(hopdelay) (7)
where max(hopedelay) is an off-line configurable upper bound
of the maximum latency over a single hop.
For example, assume that max(hopedelay) = 3, then
the wpId1 frame’s path p = [[M1, SW1], [SW1,M3]] from
M1 to module M3, whose temporal parameters are given in
Table III, is well-formed. We have
WPID1[SW1,M3] · offset ≥ WPID1[M1,SW1] · offset
+ max(hopedelay)
since 55 ≥ 50 + 3.
Simultaneous relay: an avionic functionality might
require that some frames to be simultaneously dispatched
on all outgoing dataflow links of the relaying nodes within
their virtual links. Given a virtual link vl of a frame fi, the
simultaneous relay requirement is satisfied if the following
holds.
∀pk, pl ∈ vl (k 6= l),∀[vx, vy] ∈ pk,∀[vx, vz] ∈ pl,
(f
[vx,vy ]
i .offset) = (f
[vx,vz ]
i .offset) (8)
For example, the switch SW1 dispatches simultaneously
the waypoint ID frames on both [SW1,M3] and [SW1,M4]
datalinks (see the tt-scheduler in Table III).
We are ready to build the full network. Let WF and
SR denote the predicates specifying the well-formed and the
simultaneous-relay requirements respectively. Given ς˜TT , the
tt-scheduler of the full network, we proceed as follows: first,
we verify that ς˜TT satisfies both WF and SR constraints;
then we build each datalink of the network separately; finally
we piece them together thanks to the parallel composition
operator.
TTE(ς˜TT )
def
= when
(
WF(ς˜TT ) ∧ SR(ς˜TT )
)
do∏
1≤i≤|ς˜TT |
L
[vk,vl]
i
(
σi(ς˜
[vk,vl]
TT )
)
(9)
VI. MODELING THE FULL SYSTEM
In Section IV and Section V we have built the IMA modules
and the network independently. In order to piece them together,
the IMA scheduler and the tt-scheduler must satisfy the latency
constraints which ensure that some avionic functions produce
their responses within some given deadlines. There are two
types of latency: the elementary latency and the end-to-end
latency as depicted in Figure 7.
P
Elementary  Latency
P’
Pn
End to End  Latency
Pn-1
Fig. 7. Latency
The elementary latency of a frame is the time duration
starting from the beginning of its sending partition until the end
of its last receiving partition. The end-to-end latency constrains
the response time of any avionic functionality involving several
communicating partitions distributed over multiple modules.
For example, we might want the flight management system to
display the waypoint information within 600ms when a pilot
makes a request. We refer the reader to [7] for more detail and
the formalization of the latency constraints. Let the predicate
LT denotes the latency constraints, then the full system is
formalized as follows.
AVIO(ς˜TT , γ˜IMA)
def
= when LT(ς˜TT , γ˜IMA) do
IMA(γ˜IMA) ‖ TTE(ς˜TT ). (10)
VII. CONCLUDING REMARKS
This paper presents a new simple and elegant ccp-based
calculus for the analysis of real-time systems tailored for the
time-triggered processes. We show the applicability of the
calculus by an elegant modeling of the concepts related to
the IMA and TTEthernet architectures. We also illustrate these
concepts by a subsystem of the well-known flight management
system.
In this exposition, however, we have considered only time-
triggered traffic whilst the TTEthernet enables time-triggered
and event-triggered communication, as well as integrated time-
triggered/event-triggered communication on the same physical
network. Our future work includes the integration of event-
triggered communications as well as the study of the impact of
time-triggered traffic over the latency of event-triggered traffic.
We also plan to develop a set of reasoning techniques
tailored for the verification of the requirements of avionic
systems. These requirements include the non-interference be-
tween any low level critical entity and a higher level critical
entity. For example, the complete absence of any causal
failure propagation from low level entities to high level ones.
Another interesting property is the redundancy which is very
common in avionic systems. We plan to develop reasoning
techniques for ensuring that, from an observational point of
view, a redundant system is “equivalent” to its non-redundant
counterpart, for example in the absence of failures.
Finally, we plan to develop a general methodology and an
associated tool for translating AADL [10] (Architecture Analy-
sis and Design Language) and Annexes specification (e.g. [29])
into the TTCC language to allow a comprehensive analysis for
avionic systems specified in this aerospace standard for model-
based specification of complex real-time embedded systems.
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